



HARVARD

John A. Paulson
School of Engineering
and Applied Sciences

CS153: Compilers

Lecture 21:

Register Allocation


Stephen Chong

<https://www.seas.harvard.edu/courses/cs153>

Contains content from lecture notes by Steve Zdancewic and Greg Morrisett

Pre-class Puzzle


- What's the minimum number of colors needed to color a map of the USA?



- Every state is assigned one color
- Adjacent states must be given different colors

Pre-class Puzzle Answer

- 4
- Four-color theorem says ≤ 4
- Must be at least 4:
 - Suppose we had only 3 colors
 - Pick some colors for CA and OR (Red and Green)
 - NV must be Blue
 - ID must be Red
 - AZ must be Green
 - UT!!!!!!



Announcements

- HW5: Oat v.2 out
 - Due in one week: Tue Nov 19
- HW6 released today
 - Due in 3 weeks: Tue Dec 3

Today

- HW6 overview
- Register allocation
 - Graph coloring by simplification
 - Coalescing
 - Coloring with coalescing
 - Pre-colored nodes to handle callee-save, caller-save, and special purpose registers

HW6

- Analysis and optimization
 - Implement generic iterative dataflow
 - Implement Alias Analysis
 - Implement Dead-Code Elimination
 - Implement Constant Propagation
- Register allocation
- Performance
 - Post a test case
- Optional: participate in leaderboard
 - More optimizations...
- Extra credit available!
 - Sophisticated register allocation, additional optimizations

Yet More General Dataflow Analysis

- Gen-kill framework suits many dataflow analyses
 - Forward: $\text{out}[n] := \text{gen}[n] \cup (\text{in}[n] - \text{kill}[n])$
 - Backward: $\text{in}[n] := \text{gen}[n] \cup (\text{out}[n] - \text{kill}[n])$
- But some analyses can't be phrased in this way
 - E.g., constant propagation, alias analysis
- Instead, characterize a (forward) dataflow analysis by:
 - Domain of dataflow values \mathcal{L}
 - The info we are computing
 - E.g., for reaching definitions, \mathcal{L} is the set of definitions
 - Flow function for instruction n , $F_n: \mathcal{L} \rightarrow \mathcal{L}$
 - For gen-kill analyses, $F_n(\ell) = \text{gen}[n] \cup (\ell - \text{kill}[n])$
 - Combining operator $\sqcap: \mathcal{L} \rightarrow \mathcal{L}$
 - "If either ℓ_1 or ℓ_2 holds just before node n , we know at most $\ell_1 \sqcap \ell_2$ "
 - $\text{in}[n] = \sqcap_{n' \in \text{pred}[n]} \text{out}[n']$
 - E.g., for may analyses \sqcap is \cup (set union), for must analyses \sqcap is \cap (set intersection)
 - (Backwards analysis is similar)

Generic Iterative Forward Analysis

```
for all n, in[n] :=  $\top$ , out[n] :=  $\top$ 
repeat until no change in 'in' and 'out'
  for all n
    in[n] :=  $\bigwedge_{n' \in \text{succ}[n]} \text{out}[n']$ 
    out[n] :=  $F_n(\text{in}[n])$ 
  end
end
```

- \top is the “top element” of \mathcal{L} , typically the “maximum” amount of information
 - Having “more” information enables more optimizations
 - “Maximum” information could be inconsistent with the constraints
 - Iteration refines the answer, eliminating inconsistencies

Constant Propagation

- Domain


- $\mathcal{L} = \text{uid} \rightarrow \text{SymConst}$
- $\text{SymConst} = \text{NonConst} \mid \text{Const } i \mid \text{Undef}$

- Flow function:

- $F_{\text{uid} = \text{ins}}(m) = m[\text{uid} \mapsto \llbracket \text{ins} \rrbracket m]$
- $\llbracket o1 + o2 \rrbracket m =$
 - NonConst if $\llbracket o1 \rrbracket m = \text{NonConst}$ or $\llbracket o2 \rrbracket m = \text{NonConst}$
 - Undef if $\llbracket o1 \rrbracket m = \text{Undef}$ or $\llbracket o2 \rrbracket m = \text{Undef}$
 - Const k where $k = i + j$ and $\llbracket o1 \rrbracket m = \text{Const } i$ and $\llbracket o2 \rrbracket m = \text{Const } j$
- $\llbracket \text{Null} \rrbracket m = \text{NonConst}$
- $\llbracket k \rrbracket m = \text{Const } k$ (i.e., a constant integer operand)
- $\llbracket \%u \rrbracket m = m(u)$
- ...

- Combining operator:

- $m1, m2 : \text{uid} \rightarrow \text{SymConst}$
- $(m1 \sqcap m2)(\%u) = m1(\%u) \sqcap m2(\%u)$



Alias Analysis

- Domain


- $\mathcal{L} = \text{uid} \rightarrow \text{SymPtr}$
- $\text{SymPtr} = \text{MayAlias} \mid \text{Unique} \mid \text{Undef}$

- Flow function:

- $F_{\text{uid} = \text{ins}}(m) = F(\text{uid} = \text{ins}, m)$
- $F(\%s = \text{alloca } \dots, m) = m[\%s \mapsto \text{Unique}]$
- $F(\%s = \text{load } \dots, m) = m[\%s \mapsto \text{MayAlias}]$
- $F(\%s = \text{store } t \ \%t \ o, m) = m[\%t \mapsto \text{MayAlias}]$
 - (i.e., $\%t$ was stored in a location, and so it may no longer be a unique pointer)
- ...

- Combining operator:

- $m1, m2 : \text{uid} \rightarrow \text{SymPtr}$
- $(m1 \sqcap m2)(\%u) = m1(\%u) \sqcap m2(\%u)$



Register Allocation Problem

- Given: an IR program that uses an unbounded number of temporaries
 - e.g. the uids of our LLVM programs
- Find: a mapping from temporaries to machine registers such that
 - program semantics is preserved (i.e., behavior is the same)
 - register usage is maximized
 - moves between registers are minimized
 - calling conventions / architecture requirements are obeyed
- Stack Spilling
 - If there are k registers available and $m > k$ temporaries are live at the same time, then not all of them will fit into registers.
 - So: "spill" the excess temporaries to the stack.

Linear-Scan Register Allocation

- Simple, greedy register-allocation strategy:
- 1. Compute liveness information: `live_out(x)`
 - recall: `live_out(x)` is the set of uids that are live immediately after `x`'s definition
- 2. Let `pal` be the set of usable registers
 - usually reserve a couple for spill code [our implementation uses `rax,rcx`]
- 3. Maintain "layout" `uid_loc` that maps uids to locations
 - locations include registers and stack slots `n`, starting at `n=0`
- 4. Scan through the program. For each instruction that defines a uid `x`
 - `used = {r | reg r = uid_loc(y) s.t. y ∈ live_out(x)}`
 - `available = pal - used`
 - If `available` is empty: `// no registers available, spill`
`uid_loc(x) := slot n ; n = n + 1`
 - Otherwise, pick `r` in `available`: `// choose an available register`
`uid_loc(x) := reg r`

For HW6


- HW 6 implements two naive register allocation strategies:
 - `no_reg_layout`: spill all registers
 - `greedy_layout`: assign registers greedily using linear scan
- Your job: do “better” than these.
- Quality Metric:
 - registers other than `rbp` count positively
 - `rbp` counts negatively (it is used for spilling)
 - shorter code is better
- Linear scan register allocation should suffice
 - But... can we do better?

Register Allocation

- Register allocation is in general an NP-complete problem
 - Can we allocate all these n temporaries to k registers?
- But we have a heuristic that is linear in practice!
 - Based on **graph coloring**
 - Given a graph, can we assign one of k colors to each node such that connected nodes have different colors?
 - Here, nodes are temp variables, an edge between t_1 and t_2 means that t_1 and t_2 are live at the same time. Colors are registers.
- But graph coloring is also NP-complete! How does that work?

Coloring by Simplification

- Four phases
- **Build:** construct interference graph, using dataflow analysis to find for each program point vars that are live at the same time
- **Simplify:** color based on simple heuristic
 - If graph G has node n with $k-1$ edges, then $G-\{n\}$ is k -colorable iff G is k -colorable
 - So remove nodes with degree $<k$
- **Spill:** if graph has only nodes with degree $\geq k$, choose one to **potentially spill** (i.e., that may need to be saved to stack)
 - Then continue with Simplify
- **Select:** when graph is empty, start restoring nodes in reverse order and color them
 - When we encounter a potential spill node, try coloring it. If we can't, rewrite program to store it to stack after definition and load before use. Try again!




Example

From Appel

```
{live-in: j, k}  
g := *(j+12)  
h := k - 1  
f := g * h  
e := *(j+8)  
m := *(j+16)  
b := *(f+0)  
c := e + 8  
d := c  
k := m + 4  
j := b  
{live-out: d, j, k}
```

Interference graph




Simplification (4 registers)

Choose any node with degree < 4

Stack:

g




Simplification (4 registers)

Choose any node with degree < 4

Stack:

g

h



Simplification (4 registers)


Choose any node with degree < 4

Stack:

g

h

k



Simplification (4 registers)

Choose any node with degree < 4


Stack:

g

h

k

d



Simplification (4 registers)

Choose any node with degree < 4

Stack:


g

h

k

d

j



Simplification (4 registers)

Choose any node with degree < 4

Stack:

g


h

k

d

j

e



Simplification (4 registers)

Choose any node with degree < 4

Stack:

g

h


k

d

j

e

f



Simplification (4 registers)

Choose any node with degree < 4

Stack:

g

h

k


d

j

e

f

b



Simplification (4 registers)

Choose any node with degree < 4

Stack:

g

h

k

d


j

e

f

b

c



Simplification (4 registers)

Choose any node with degree < 4

Stack:

g

h

k

d

j

e

f

b

c

m




Select (4 registers)

Graph is now empty!

Stack:


Color nodes in order of stack

g
h
k
d
j
e
f
b
c
m




Select (4 registers)

```
g := *(j+12)
h := k - 1
f := g * h
e := *(j+8)
m := *(j+16)
b := *(f+0)
c := e + 8
d := c
k := m + 4
j := b
```



Select (4 registers)

```
$t2 := *(t4+12)
$t1 := $t1 - 1
$t2 := $t2 * $t1
$t3 := *($t4+8)
$t1 := *($t4+16)
$t2 := *($t2+0)
$t3 := $t3 + 8
$t3 := $t3
$t1 := $t1 + 4
$t4 := $t2
```



Some moves might subsequently be simplified...



Spilling


- This example worked out nicely!
- Always had nodes with degree $< k$
- Let's try again, but now with only 3 registers...

Simplification (3 registers)

Choose any node with degree < 3

Stack:

h




Simplification (3 registers)

Choose any node with degree < 3

Stack:

h

c




Simplification (3 registers)

Choose any node with degree < 3

Stack:

h
c
g




Simplification (3 registers)

Choose any node with degree < 3

Stack:

h
c
g




Now we are stuck! No nodes with degree < 3

Pick a node to potentially spill

Which Node to Spill?


- Want to pick a node (i.e., temp variable) that will make it likely we'll be able to k color graph
 - High degree (\approx live at many program points)
 - Not used/defined very often (so we don't need to access stack very often)
- E.g., compute **spill priority** of node



$$\frac{\text{Uses+defs outside loop} + \text{Uses+defs in loop} \times 10}{\text{degree of node}}$$

Which Node to Spill?

```
{live-in: j, k}  
g := *(j+12)  
h := k - 1  
f := g * h  
e := *(j+8)  
m := *(j+16)  
b := *(f+0)  
c := e + 8  
d := c  
k := m + 4  
j := b  
{live-out: d, j, k}
```



$$\text{Spill priority} = \frac{\text{Uses+defs outside loop} + \text{Uses+defs in loop} \times 10}{\text{degree of node}}$$

Simplification (3 registers)

Choose any node with degree < 3


Stack:

h

c

g

d *spill?*



Pick a node with small spill priority degree to potentially spill

Simplification (3 registers)

Choose any node with degree < 3

Stack:


h

c

g

d *spill?*

k



Simplification (3 registers)

Choose any node with degree < 3

Stack:

h


c

g

d *spill?*

k

j



Simplification (3 registers)

Choose any node with degree < 3

Stack:

h

c


g

d *spill?*

k

j

b



Simplification (3 registers)

Choose any node with degree < 3

Stack:

h

c

g


d *spill?*

k

j

b

e



Simplification (3 registers)

Choose any node with degree < 3

Stack:

h

c

g

d *spill?*


k

j

b

e

f



Simplification (3 registers)

Choose any node with degree < 3

Stack:

h

c

g

d *spill?*

k

j

b

e

f

m



Select (3 registers)

Graph is now empty!

Stack:

Color nodes in order of stack

h

c

g

d *spill?*

k



j

b

e

f

m



Select (3 registers)

Stack:

h

c



g

d *spill?*

We got unlucky!

In some cases a potential spill node is still colorable, and the Select phase can continue.

But in this case, we need to rewrite...



Select (3 registers)


- Spill d

```
{live-in: j, k}  
g := *(j+12)  
h := k - 1  
f := g * h  
e := *(j+8)  
m := *(j+16)  
b := *(f+0)  
c := e + 8  
d := c  
k := m + 4  
j := b  
{live-out: d, j, k}
```

```
{live-in: j, k}  
g := *(j+12)  
h := k - 1  
f := g * h  
e := *(j+8)  
m := *(j+16)  
b := *(f+0)  
c := e + 8  
d := c  
*<fp+doff>:=d  
k := m + 4  
j := b  
d2:=*<fp+doff>  
{live-out: d2, j, k}
```

Build

```
{live-in: j, k}  
g := *(j+12)  
h := k - 1  
f := g * h  
e := *(j+8)  
m := *(j+16)  
b := *(f+0)  
c := e + 8  
d := c  
*<fp+doff> := d  
k := m + 4  
j := b  
d2 := *<fp+doff>  
{live-out: d2, j, k}
```




Simplification (3 registers)

Choose any node with degree < 3

Stack:

h
c
g
d
d2
k
b
m
e
f
j



This time we succeed and will be able to complete Select phase successfully!