



## Shift registers with feed back

Possible to combine outputs of several stages of a shift register and feed resultant back to input.

e.g.



Say preset to 110. Then on successive clocks pattern would be:




Starting with 110 pattern would shift as above and end with 000. Six states in this pattern - 3 bits implies 8 possible states; two not in main pattern are 100 and 111 which behave as shown.


Above is a shift register with f.b. acting as a very basic sequence generator. It is non-circulating and not maximal length.

non-circulating - goes thru one sequence and stops  
not maximal length - # of states in the sequence is less than max possible (which is  $2^N$ ) neglecting the all zero state.

Now consider different f.b. element:



say preset to 111 then sequence will be



This is a circulating sequence generator and is maximal length ( $2^N-1 = 7$ ), all zero state not in seq.


F.B. shift registers of this type are called MLS (maximal length sequence) generators. Note doesn't make any difference for starting state - rest is part of the sequence.

Tables exist which specify what stages can be XOR'd to produce a MLS for different # stages, e.g.

N	<u>stages XOR'd</u>	(tables not unique)
1	1	1
2	1, 2	1, 2
3	1, 2, 3	1, 2, 3
4	1, 2, 3, 4	1, 2, 3, 4
5	1, 2, 3, 4, 5	1, 2, 3, 4, 5

<u>N</u>	<u>Stages XOR'd</u>	(tables not unique)
3	2, 3	
4	3, 4	
5	3, 5	
8	4, 5, 6, 8	
10	7, 10 etc.	

## Special property of MLS



common clock, parallel load

say start with 1011 then seq is

1011 → 0101 → 1010 → 1101 → 1110 → 1111 → 0111 → etc  
↑      ↑      ↑      ↑  
serial out bits

serial out sequence will be

11010111000100... { 8 one's  
7 zero's

There are (essentially) as many one's as zero's in the complete cycle. (The all zero state not included). An observer without knowledge of the circuit would not know whether the next serial out bit will be a 1 or a 0, equal probability. The observer sees a "random bit stream".

The sequence is actually deterministic (given the circuit you know exactly what to expect.)

Hence this is a "pseudo-random noise generator"